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Abnormal threshold voltage shift under hot carrier stress in Ti 12x N x /HfO 2 p-channel metal-oxide-semiconductor field-effect transistors Consumer electronic products, which are combined display design, 1,2 memory circuits, [3] [4] [5] and IC circuits, have become considerably more popular in the last few years. To achieve high speed and light weight, the continuous scaling down of metal oxide semiconductor field electrical field transistors (MOSFETs) is driving conventional SiO 2 -based dielectric to be only a few atomic layers thick, leading to excessive gate leakage current and reliability issues. [6] [7] [8] To solve the leakage current problem, it is necessary to increase the physical thickness of the gate dielectric. One of the drawbacks of increasing the physical thickness, however, is that drive current will be decreased. Therefore, high-k material is highly recommended over a SiO 2 gate insulator to reduce both tunneling gate leakage and power consumption in CMOS circuits. 9, 10 Furthermore, the high-k/metal gate can be integrated with silicon on insulator techniques. [11] [12] [13] Additionally, charge trapping in high-k gate stacks remains a key reliability issue, since it causes V th shift and drive current degradation [14] [15] [16] [17] due to the filling of pre-existing traps in the high-k dielectric layer. [18] [19] [20] With the scaling down of MOSFETs, the issue of charge trapping effect is found to have great impact on channel hot carrier stress (CHCS)-induced device instability, since carriers tend to be injected into the high-k layer. 21, 22 However, these studies have mainly focused on characteristics of high-k/metal gate n-MOSFETs under CHCS. There are only a few studies on p-MOSFETs even though p-MOSFETs are as important as n-MOSFETs in CMOS circuits. In this work, we therefore focus on the V th shift characteristics during CHCS on pMOSFETs. It was found that the behavior of V th shift is toward the positive direction in the linear region, but does not change in the saturation region. Using capacitance-voltage (C-V) technique and observing the gate-induced drain leakage (GIDL) current demonstrate that the charge trapping region under CHCS is mainly localized near the drain overlap region, rather than throughout the overall high-k dielectric layer. In addition, we further investigated the impact of different Ti 1Àx N x metal gate electrode compositions on CHCS and found that the interface traps play an important role in V th shift. A device with more interface traps has a smaller V th shift after CHCS.
HfO 2 /TiN p-MOSFETs with different concentrations of Ti 1Àx N x were studied in this paper as an element of highperformance 28 nm CMOS technology. These devices were fabricated using a conventional self-aligned transistor which progressed via the gate-first process. For gate-first process devices, high quality thermal oxides with thicknesses of 10 Å were grown on a (100) Si substrate as an interfacial oxide layer. After standard cleaning procedures, 30 Å of HfO 2 film was sequentially deposited by atomic layer deposition. Next, 10 nm of TiN film was deposited by radio frequency physical vapor deposition, followed by poly-Si deposition as a low resistance gate electrode. The source/drain activation and poly-Si gate deposition were performed at 1025 C. The channel and source/drain doping concentrations were about a)
Author to whom correspondence should be addressed. , respectively. In this study, the dimensions of the selected devices were 1 and 10 lm in length with both 1lm in width. Identical devices with different concentrations and thicknesses of Ti 1Àx N x were also investigated. These devices were subjected to the maximum substrate current I b,max during CHCS conditions while at -3.6 V/-4.5 V(L ¼ 1/10 lm) drain voltages (V d ). The stress was briefly interrupted to measure the drain current-gate voltage (I d -V g ) and substrate current-gate voltage (I b -V g ) transfer characteristics. All experimental curves were measured using an Agilent B1500 semiconductor parameter analyzer and a Cascade M150 probe station. Figure 1 shows the effects of CHCS on the characteristics of linear I d -V g and corresponding Gm-V g at V d ¼ À100 mV for high-k/metal gate p-MOSFETs. The stress condition V g was selected at the maximum substrate current I b,max of CHCS conditions while V d ¼ À3.6 V. Results show that there are degradations in the device during CHCS, which show a decrease in transconductance (G m ) and positively shift in threshold voltage (V th ), drain current (I d ), however, seems to be invariant at V g ¼ À1.6 V.
Generally, according to the behavior of CHC effect on MOSFETs, there is a serious degradation at the drain side due to the creation of N it , causing decrease in S.S, I d , and G m and increase in V th .
However, a positive V th shift (V th became small) is obtained under CHCS for high-k/metal gate p-MOSFETs. This suggests that the positive V th shift results from electron trapping in high-k layer during stress. When electron-hole pairs are produced by impact ionization, the stress voltage difference between gate and drain (V gd ) causes electron to tend to inject into the gate side, as shown in the lower left inset of Fig. 1 , resulting in the V th shift. Further, CHCinduced electrons flowing below the channel forms substrate current (I b ). The top right inset of Fig. 1 shows the I d -V g curve under semi-logarithmic scale before and after CHCS. It can be observed that the subthreshold swing (S.S.) was not affected, illustrating that N it generation was insignificant. Therefore, this result supports our assertion that the positive shift in V th is indeed induced by electron-trapping in the high-k layer located at the drain side rather than CHCinduced N it .
In addition, it is likely that the injection carrier in the high-k dielectric is electrons. Fig. 2(a) shows the effect of CHCS on the GIDL characteristics by measurement of saturation I d -V g and corresponding I b -V g from V g ¼ 0.5 V to V g ¼ À1.6 V with Vd ¼ À2.4 V. The GIDL current decreases with stress time, because the electrons trap in the high-k dielectric, which lead to a longer band-to-band tunneling path, in turn, reducing GIDL current, shown by the corresponding energy diagram in the inset of Fig. 2(a) . Capacitance-voltage (C-V) measurement techniques indicate the location of electron trapping before and after CHCS. The gate-to-drain capacitance (C gd ) and gate-to-source capacitance (C gs ) characteristics under initial and after CHCS are measured and shown in Fig. 2(b) and its inset, respectively. Note that the C gd -V g curve shifts in the positive direction after CHCS, but the C gs -V g curve has no significant change before and after CHCS. This result supplies evidence that electron injection induced by CHCS is mainly trapped near the drain side of the high-k dielectric.
The correlation between the stress time and the V th shift is extracted from I d -V g in linear and saturation region and is shown in Fig. 3(a) . It can be seen that the V th shifts in the linear region under CHCS, however, the V th shift in the saturation region is almost uninfluenced during stress. According to this, we suggest that the behavior can be attributed to charge trapping-induced DIBL (drain-induced-barrier-lowering) effect. The electrons coming from impact ionization are trapped into the high-k layer at the drain side and result in DIBL behavior, lowering V th . However, in the saturation region, the source barrier height is dominated by higher V d . According to the inset of Fig. 2(b) , C gs shows no significant change, illustrating no damage at the source, corresponding to no V th shift.
Furthermore, Figure 3 (b) shows a comparison of the I d -V g curves in the linear region after CHCS and saturation region before CHCS. It can be seen that the influence of trapping does not extend to the source during saturation operation. This is because saturation V d depletes the trapping and dominates channel potential.
To clearly illustrate that this phenomenon of electron trapping during CHCS being mainly trapped near the drain side, leading to the trapping-induced DIBL effect, channels of different lengths were examined. For the longer channel device, the stress condition was also selected at I b,max . In order to achieve the same amount of electrons, an I b current of 10 lA, similar to the shorter channel device was selected, as shown in the inset of Fig. 4 . Based on the results in Fig. 4 , which shows a comparison of V th as function of stress time for short and longer channels, it can be seen that the V th shift for the long channel device has less degradation than the short one. This is because it is sufficiently long to endure the influence of drain voltage and trapping in the linear region, thereby suppressing the trapping-induced DIBL effect.
The impact of different composition Ti 1Àx N x /HfO 2 pMOSFETs under CHCS was also investigated. Devices were fabricated with different metal gate stack concentrations: Ti 1Àa N a has less nitrogen (N), while Ti 1Àb N b has more nitrogen (N). As has been previously shown, the nitrogen of the metal gate can diffuse to the SiO 2 /Si interface during the annealing process, causing additional defects. 23 Therefore, the Ti 1Àb N b device exhibits more interface states (pre-N it ) by the charge pumping measurement, 24 corresponding to more N, as shown in Figure 5 (a). Figure 5(b) shows the charge trapping-induced V th shift for Ti 1Àx N x /HfO 2 pMOSFETs under CHCS. It can be observed that a smaller V th shift under stress corresponds to a metal gate with higher N concentration. This is due to channel mobility degradation from pre-N it . The mobility degradation leads to a decrease in impact ionization, causing fewer trapping carriers. Hence, fewer electron-hole pairs are generated, further reducing the probability of trapping behavior.
To further confirm that the pre-N it results in this phenomenon, a device with thinner high-k layer was utilized. Generally, N can diffuse to the SiO 2 /Si interface and easily generate pre-N it with a thinner high-k layer. Therefore, the device with thinner HfO 2 should exhibit the least degradation due to more pre-N it . Charge pumping current versus gate voltage for Ti 1Àb N b /HfO 2 p-MOSFETs with thinner and thicker HfO 2 are shown in the inset of Figure 6 . Clearly, the device with Ti 1Àb N b and thinner HfO 2 shows more insignificant V th shift than that with thicker HfO 2 . The V th shift for the Ti 1Àa N a /HfO 2 device is also shown for comparison in Fig. 6 to confirm that less charge trapping-induced DIBL behavior is due to more pre-N it , reducing V th shift. This paper investigates the effect of channel hot carrier stress on Ti 1Àx N x /HfO 2 p-MOSFETs. The positive V th shift can be observed in the linear region but no shift in the saturation region under CHCS is due to trapping-induced DIBL effect. Electron trapping during CHCS being mainly trapped near the drain side, leading to the trapping-induced DIBL effect was also confirmed, which has been verified by modifying channel length. Investigation of charge trappinginduced DIBL behavior under CHCS for different metal gate stack compositions showed that pre-N it dominates the amount of trapping carrier, since decreasing mobility reduces the impact ionization. 
